Dansk - English
Kort version - Fuld version
VHDLE (Forår 2013) |
|||
| Kursuskode : | EVHDLE-U01 | ||
| ECTS Point : | 7,5 | Status : | Tilvalg for den valgte retning |
| Placering : | 5. -7. semester | Timer pr. uge : | 4 |
| Længde : | 1 semester | Undervisningssprog : | Dansk hvis der ikke er engelsksprogede studerende tilstede |
| Hovedindhold : | The structure of VHDL: - lexical description and syntax. - design units, control structures, data objects and instructions. - subprograms Model description: - behavioral og structural domain models. - abstraction hierarchy and data transfer. Simulating - script - testbench Design, simulations and implementation of a basic model The course is based on WebPack version 12 or later design tools |
||
| Undervisningsform : | The teaching is a combination of class teaching and exercises. The teaching is based on a course project, which is done in groups. | ||
| Krævede forudsætninger : | Digital Electronics 1 and Digital Electronics 2 or equivalent | ||
| Ansvarlig underviser : | |||